proposes an input data transition-aware dynamic voltage scaling method applied to multiplieraccumulator architectures, which can achieve 28.19% power reduction when compared to conventional methods.
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